TECHNICAL DATA APRIL 1979




Figure 1.

Features

- LSTTL/TTL COMPATIBLE: 5V SUPPLY
- ULTRA HIGH SPEED
- LOW INPUT CURRENT REQUIRED
- HIGH COMMON MODE REJECTION
- GUARANTEED PERFORMANCE OVER TEMPERATURE
- RECOGNIZED UNDER THE COMPONENT PROGRAM OF UNDERWRITERS LABORATORIES, INC. (FILE NO. E55361)
- 3000V dc INSULATION VOLTAGE


Description Applications

The 6N137 consists of a GaAsP photon emitting diode and a unique integrated detector. The photons are collected in the detector by a photodiode and then amplified by a high gain linear amplifier that drives a Schottky clamped open collector output transistor. The circuit is temperature, current and voltage compensated.

This unique isolator design provides maximum DC and AC circuit isolation between input and output while achieving LSTTL/TTL circuit compatibility. The isolator operational parameters are guaranteed from 0°C to 70°C, such that a minimum input current of 5mA will sink an eight gate fan-out (13mA) at the output with 5 volt $V_{\rm CC}$ applied to the detector. This isolation and coupling is achieved with a typical propagation delay of 45ns. The enable input provides gating of the detector with input sinking and sourcing requirements compatible with LSTTL/TTL interfacing and a propagation delay of 25ns typical.

The 6N137 can be used in high speed digital interfacing applications where common mode signals must be rejected, such as for a line receiver and digital programming of floating power supplies, motors, and other machine control systems. The elimination of ground loops can be accomplished in system interfaces such as between a computer and a peripheral memory, printer, controller, etc.

The open collector output provides capability for bussing, OR'ing and strobing.



Recommended Operating

Conditions	Sym.	Min.	Max.	Units
Input Current, Low Level Each Channel	IFL	0	250	μΑ
Input Current, High Level Each Channel	IFH	6.3**	15	mA
High Level Enable Voltage	VEH	2.0	Vcc	V
Low Level Enable Voltage (Output High)	VEL	0	0.8	V
Supply Voltage, Output	Vcc	4.5	5.5	V
Fan Out (TTL Load)	N		8	
Operating Temperature	TA	0	70	°C

Absolute Maximum Ratings^{*}

Absolute Maximum Racings	
(No derating required up to 70°C)	
Storage Temperature55° C to +125° C	,
Operating Temperature 0°C to +70°C	
Lead Solder Temperature 260°C for 10s	
Peak Forward Input (1.6mm below seating plane))
Current 40mA (1≤ 1msec Duration)
Average Forward Input Current 20mA	
Reverse Input Voltage 5V	1
Enable Input Voltage 5.5V	
(Not to exceed V _{CC} by more than 500mV)	
Supply Voltage - Vcc 7V (1 Minute Maximum)	
Output Current - Io 50mA	
Output Collector Power Dissipation 85mW	1

^{**6.3}mA condition permits at least 20% CTR degradation guardband. Initial switching threshold is 5mA or less.

Output Voltage - Vo

Electrical Characteristics

OVER RECOMMENDED TEMPERATURE ($T_A = 0^{\circ}C$ TO $70^{\circ}C$) UNLESS OTHERWISE NOTED

Parameter	Symbol	Min.	Typ.**	Max.	Units	Test Conditions	Figure	Note
High Level Output Current	юн*		50	250	μΑ	V _{CC} =5.5V, V _O =5.5V, I _F =250μA, V _E =2.0V	6	
Low Level Output Voltage	VoL*		0.5	0.6	V	V _{CC} =5.5V, I _F =5mA, V _{EH} =2.0V I _{OL} (Sinking) =13mA	3,5	
High Level Enable Current	leh .		-1.0		mA	V _{CC} =5.5V, V _E =2.0V		Sec.
Low Level Enable Current	IEL*		-1.6	-2.0	mA	Vcc=5.5V, VE=0.5V		
High Level Supply Current	Icch*		7	15	mA	V _{CC} =5.5V, I _F =0 V _E =0.5V		
Low Level Supply	lccL*		13	18	mA	V _{CC} =5.5V, I _F =10mA V _E =0.5V		
Input-Output Insulation Leakage Current	110*			1.0	μΑ	Relative Humidity=45% TA=25°C, t=6s VLO=3000Vdc		5
Resistance (Input-Output)	R _{I-O}		1012		Ω	V _{I-O} =500V, T _A =25°C		5
Capacitance (Input-Output)	C ₁₋₀		0.6		pF	f=1MHz, TA=25°C		5
Input Forward Voltage	Vp*	TO SERVICE	1.5	1.75	V	Ip=10mA, TA=25°C	4	8
Input Reverse Breakdown Voltage	BVR*	5			٧	I _R =10µA, T _A =25°C		
Input Capacitance	CIN		60		ρF	V _F =0, f=1MHz		
Current Transfer Ratio	CTR		700		%	I _F =5.0mA, R _L =100Ω	2	7

^{**}AII typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$

Switching Characteristics at $T_A=25^{\circ}C$, $V_{CC}=5V$


Parameter	Symbol	Min.	Тур,	Max.	Units	Test Conditions	Figure	Note
Propagation Delay Time to High Output Level	tpLH*		45	75	ns	R _L =350Ω, C _L =15pF, I _F =7.5mA	7,9	1
Propagation Delay Time to Low Output Level	tPHL*		45	75	ns	R _L =350Ω, C _L =15pF, I _F =7.5mA	7,9	2
Output Rise-Fall Time (10-90%)	tr, 14		25		ns	R _L =350Ω, C _L =15pF, I _F =7.5mA		
Propagation Delay Time of Enable from V _{EH} to V _{EL}	telH		25		ns	R _L =350Ω, C _L =15pF, I _F =7.5mA, V _{EH} =3.0V, V _{EL} =0.5V	8	3
Propagation Delay Time of Enable from V _{EL} to V _{EH}	†EHL.		15		ns	R _L =350Ω, C _L =15pF, I _F =7.5mA V _{EH} =3.0V, V _{EL} =0.5V	8	4
Common Mode Transient Immunity at Logic High Output Level	CM _H		50		V/μs	V _{CM} =10V R _L =350Ω, V _O (min.)=2V, I _F =0mA	11	6
Common Mode Transient Immunity at Logic Low Output Level	CML		-150		v/µs	V _{CM} =10V R _L =350Ω, V _O (max.)=0.8V, I _F =5mA	11	6

Operating Procedures and Definitions

Logic Convention. The 6N137 is defined in terms of positive logic.

Bypassing. A ceramic capacitor (.01 to $0.1\mu F$) should be connected from pin 8 to pin 5 (Figure 12). Its purpose is to stabilize the operation of the high gain linear amplifier. Failure to provide the bypassing may impair the switching properties. The total lead length between capacitor and coupler should not exceed 20mm.

Polarities. All voltages are referenced to network ground (pin 5). Current flowing toward a terminal is considered positive. Enable Input. No external pull-up required for a logic (1), i.e., can be open circuit.



Note: Dashed characteristics - denote pulsed operation only.





Figure 2. Optocoupler Collector Characteristics.



7 .01 R_L γ_μF V_O

Figure 3. Input-Output Characteristics.

NOTES:

- The t_{PLH} propagation delay is measured from the 3.75mA point on the trailing edge of the input pulse to the 1.5V point on the trailing edge of the output pulse.
- The t_{PHL} propagation delay is measured from the 3.75mA point on the leading edge of the input pulse to 1.5V point on the leading edge of the output pulse.
- The t_{ELH} enable propagation delay is measured from the 1.5V point of the trail edge of the input pulse to the 1.5V point on the trailing edge of the output p
- The t_{EHL} enable propagation delay is measured from the 1.5V point on leading edge of the input pulse to the 1.5V point on the leading edge of the output pulse.
- Device considered a two terminal device: pins 2 and 3 shorted together, and pins 5, 6, 7, and 8 shorted together.
- 6. Common mode transient immunity in Logic High level is the maximum tolerable (positive) dV_{CM}/dt on the leading edge of the common mode pulse, V_{CM} , to assure that the output will remain in a Logic High state (i.e., $V_{O}\!\!>\!\!2.0V$). Common mode transient immunity in Logic Low level is the maximum tolerable (negative) dV_{CM}/dt on the trailing edge of the common mode pulse signal, V_{CM} , to assure that the output will remain in a Logic Low state (i.e., $V_{O}\!\!<\!\!0.8V$).
- DC Current Transfer Ratio is defined as the ratio of the output collector current to the forward bias input current times 100%.
- 8. At 10mA V_F decreases with increasing temperature at the rate of 1.6mV/°C.




Figure 4. Input Diode Forward Characteristic.




Figure 5. Output Voltage, Vol vs. Temperature and Fan-Out.




Figure 6. Output Current, IOH vs. Temperature (IF=250µA).





Figure 7. Test Circuit for tpHL and tpLH.**



100 RL = 4KΩ

RL = 350Ω

RL = 350Ω

RL = 4KΩ

RL = 350Ω

IFH - PULSE INPUT CURRENT - mA

Figure 9. Propagation Delay, tpHL and tpLH vs. Pulse Input Current, IFH.







Figure 10. Response Delay Between TTL Gates.











Figure 12. Recommended Printed Circuit Board Layout.



OUTLINE DRAWING

4.70 (.185) MAX, NC 1

CATHODE

TYPE NUMBER

RECOGNITION

0.18 (.007)

8 Vcc

DIMENSIONS IN MILLIMETRES AND (INCHES).

9.40 (.370)

8 17 16 15


(hp) XXXX

LOW INPUT CURRENT, HIGH GAIN OPTOCOUPLERS

6N138

TECHNICAL DATA JANUARY 1984

SCHEMATIC



Features

• HIGH CURRENT TRANSFER RATIO — 800% TYPICAL

0.51 (.020)

2.92 (.115) MIN. 0.65 (.025) MAX.

- LOW INPUT CURRENT REQUIREMENT 0.5 mA
- TTL COMPATIBLE OUTPUT 0.1 V VOL TYPICAL
- HIGH COMMON MODE REJECTION 500 V/μs
- PERFORMANCE GUARANTEED OVER TEMPERA-TURE 0° C to 70° C
- BASE ACCESS ALLOWS GAIN BANDWIDTH ADJUSTMENT
- HIGH OUTPUT CURRENT 60 mA
- 100K BITS/SEC TYPICAL SPEED AT I_F = 0.5 mA
- DIELECTRIC WITHSTAND TESTED AT 3000 Vdc
 FOR A WORKING VOLTAGE OF 220 Vac
- RECOGNIZED UNDER THE COMPONENT PRO-GRAM OF UNDERWRITERS LABORATORIES, INC. (FILE NO. E55361)

Description

These high gain series couplers use a Light Emitting Diode and an integrated high gain photon detector to provide extremely high current transfer ratio between input and output. Separate pins for the photodiode and output stage result in TTL compatible saturation voltages and high speed operation. Where desired the Vcc and Vo terminals may be tied together to achieve conventional photodarlington operation. A base access terminal allows a gain bandwidth adjustment to be made.

The 6N139 is suitable for use in CMOS, LSTTL or other low power applications. A 400% minimum current transfer ratio is guaranteed over a 0-70° C operating range for only 0.5 mA of LED current.

The 6N138 is suitable for use mainly in TTL applications. Current Transfer Ratio is 300% minimum over 0-70°C for an LED current of 1.6 mA [1 TTL unit load (U.L.)]. A 300% minimum CTR enables operation with 1 U.L. in, 1 U.L. out with a 2.2 $\rm k\Omega$ pull-up resistor.

Applications

- Ground Isolate Most Logic Families TTL/TTL, CMOS/ TTL, CMOS/CMOS, LSTTL/TTL, CMOS/LSTTL
- Low Input Current Line Receiver Long Line or Party line
- EIA RS-232C Line Receiver
- · Telephone Ring Detector
- 117 V ac Line Voltage Status Indicator Low Input Power Dissipation
- Low Power Systems Ground Isolation

Absolute Maximum Ratings*

Storage Temperature55°C to +125°C
Operating Temperature 0°C to +70°C
Lead Solder Temperature 260°C for 10s
(1.6mm below seating plane)
Average Input Current – IF 20mA [1]
Peak Input Current IF
(50% duty cycle, 1 ms pulse width)
Peak Transient Input Current – IF 1.0A
(≤ 1µs pulse width, 300 pps)
Reverse Input Voltage - V _R 5V
Input Power Dissipation
Output Current - I _O (Pin 6) 60mA [3]
Emitter-Base Reverse Voltage (Pin 5-7)0.5V
Supply and Output Voltage - V _{CC} (Pin 8-5), V _O (Pin 6-5)
6N138
6N139
Output Power Dissipation 100mW [4]
See notes, following page.

CAUTION: The small junction sizes inherent to the design of this bipolar component increases the component's susceptibility to damage from electrostatic discharge (ESD). It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

^{*}JEDEC Registered Data.

Electrical Specifications

OVER RECOMMENDED TEMPERATURE (TA = 0°C to 70°C), UNLESS OTHERWISE SPECIFIED

Parameter	Sym.	Device	Min.	Тур.**	Max.	Units	Test Conditions	Fig.	Note
Current Transfer Ratio	CTR*	6N139	400 500	800 900		%	I _F = 0.5 mA, V _O = 0.4 V, V _{CC} = 4.5 V I _F = 1.6 mA, V _O = 0.4 V, V _{CC} = 4.5 V	3	5,6
		6N138	300	600		%	IF = 1.6mA, VO = 0.4V, VCC = 4.5V		
Logic Low Output Voltage	VOL	6N139		0.1 0.1 0.2	0.4 0.4 0.4	V	IF = 1.6mA, IO = 6.4mA, VCC = 4.5V IF = 5mA, IO = 15mA, VCC = 4.5V IF = 12mA, IO = 24mA, VCC = 4.5V	1,2	6
		6N138		0.1	0.4	V	IF = 1.6mA, IO = 4.8mA, VCC = 4.5V		
Logic High	loh*	6N139		0.05	100	μА	IF = 0mA, VO = VCC = 18V		
Output Current	ЮН	6N138		0.1	250	μА	1F = 0mA, VO = VCC = 7V		6
Logic Low Supply Current	ICCL			0.2		mA	IF = 1.6mA, VO = Open, VCC = 5V		6
Logic High Supply Current	Іссн		-13	10	1	nA	IF = 0mA, VO = Open, VCC = 5V		6
Input Forward Voltage	VF*	A PARTITION		1.4	1.7	V	I _F = 1.6mA, T _A = 25°C	4	
Input Reverse Breakdown Voltage	BVR*	115	5		V		I _R = 10μA, T _A =25°C		
Temperature Coefficient of Forward Voltage	ΔV _F ΔT _A			1.8		mV/°C	I _F = 1.6mA		
Input Capacitance	CIN			60		pF	f=1 MHz, V _F = 0		
Input - Output Insulation Leakage Current	11-0*		100		1.0	μА	45% Relative Humidity, T _A = 25° C t = 5 s, V _{I-O} = 3000Vdc		7,1
Resistance (Input-Output)	R ₁₋₀			1012		Ω	V _{I-O} = 500 Vdc	1,33	7
Capacitance (Input-Output)	C _{1-O}			0.6		pF	f = 1 MHz		7

^{**}All typicals at TA = 25°C and VCC = 5V, unless otherwise noted

Switching Specifications

AT TA = 25°C

S/

ne

er

Parameter	Sym.	Device	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time To Logic Low at Output	tpHL*	6N139		5 0.2	25 1	μs	$I_F = 0.5 \text{ mA}, R_L = 4.7 \text{ k}\Omega$ $I_F = 12 \text{ mA}, R_L = 270 \Omega$	9	6,8
		6N138		1	10	μς	IF = 1.6mA, R _L = 2.2kΩ		
Propagation Delay Time	tPLH*	6N139		5	60 7	μs	I _F = 0.5mA, R _L = 4.7kΩ I _F = 12mA, R _L = 270Ω	9	6,8
To Logic High at Output		6N138		4	35	μs	IF = 1.6mA, R _L = 2.2kΩ		
Common Mode Transient Immunity at Logic High Level Output	СМН			500		V/μs	I _F = 0mA, R _L = 2.2kΩ, R _{CC} = 0 V _{cm} = 10V _{p-p}	10	9,10
Common Mode Transient Immunity at Logic Low Level Output	CML			-500		V/µs	I _F = 1.6mA, R _L = 2.2kΩ, R _{CC} = 0 V _{cm} = 10V _{p-p}	10	9,10

- 1. Derate linearly above 50°C free-air temperature at a rate of 0.4 mA/°C.
- 2. Derate linearly above 50°C free-air temperature at a rate of 0.7 mW/°C.
- 3. Derate linearly above 25°C free-air temperature at a rate of 0.7 mA/°C.
- 4. Derate linearly above 25°C free-air temperature at a rate of 2.0 mW/°C.
- 5. DC CURRENT TRANSFER RATIO is defined as the ratio of output collector current, IO, to the forward LED input current, IF, times 100%.
- 7. Device considered a two-terminal device: Pins 1, 2, 3, and 4 shorted together and Pins 5, 6, 7, and 8 shorted together.
- 8. Use of a resistor between pin 5 and 7 will decrease gain and delay time. See Application Note 951-1 for more details.
- Common mode transient immunity in Logic High level is the maximum tolerable (positive) dV_{cm}/dt on the leading edge of the common mode pulse, V_{cm} , to assure that the output will remain in a Logic High state (i.e., $V_{O} > 2.0V$). Common mode transient immunity in Logic Low level is the maximum tolerable (negative) dV_{cm}/dt on the trailing edge of the common mode pulse signal, V_{cm} , to assure that the output will remain in a Logic Low state (i.e., $V_{O} < 0.8V$).
- 10. In applications where dV/dt may exceed 50,000V/ μ s (such as static discharge) a series resistor, R_{CC}, should be included to protect the detector IC from destructively high surge currents. The recommended value is $R_{CC} \approx \frac{1V}{R_{CC}} k\Omega$. the detector IC from destructively high surge currents. The recommended value is RCC *
- 11. This is a proof test to validate the UL 220 Vac rating.

^{&#}x27;JEDEC Registered Data.




Figure 1. 6N139 DC Transfer Characteristics.




Figure 2. 6N138 DC Transfer Characteristics.




Figure 3. Current Transfer Ratio vs. Forward Current.




Figure 4. Input Diode Forward Current vs. Forward Voltage.




Figure 5. 6N139 Output Current vs. Input Diode Forward Current.





Figure 6. 6N138 Output Current vs. Input Diode Forward Current.

٠,



Sange of Stock and he had to

Figure 7. Propagation Delay vs. Temperature.




Figure 8. Non Saturated Rise and Fall Times vs. Load Resistance.




Figure 9. Switching Test Circuit.*




Figure 10. Test Circuit for Transient Immunity and Typical Waveforms.

'JEDEC Registered Data.


"See Note 10



DUAL TTL COMPATIBLE OPTOCOUPLER

HCPL-2630

TECHNICAL DATA APRIL 1979



Features

- HIGH DENSITY PACKAGING
- DTL/TTL COMPATIBLE: 5V SUPPLY
- ULTRA HIGH SPEED
- LOW INPUT CURRENT REQUIRED
- HIGH COMMON MODE REJECTION
- GUARANTEED PERFORMANCE OVER TEMPERATURE
- RECOGNIZED UNDER THE COMPONENT PROGRAM OF UNDERWRITERS LABORATORIES, INC. (FILE NO. E55361)
- 3000Vdc INSULATION VOLTAGE


Description/Applications

The HCPL-2630 consists of a pair of inverting optically coupled gates each with a GaAsP photon emitting diode and a unique integrated detector. The photons are collected in the detector by a photodiode and then amplified by a high gain linear amplifier that drives a Schottky clamped open collector output transistor. Each circuit is temperature, current and voltage compensated.

This unique dual coupler design provides maximum DC and AC circuit isolation between each input and output while achieving DTL/TTL circuit compatibility. The coupler operational parameters are guaranteed from 0°C to 70°C, such that a minimum input current of 5 mA in each channel will sink an eight gate fan-out (13 mA) at the output with 5 volt V_{CC} applied to the detector. This isolation and coupling is achieved with a typical propagation delay of 50 nsec.

The HCPL-2630 can be used in high speed digital interface applications where common mode signals must be rejected such as for a line receiver and digital programming of floating power supplies, motors, and other machine control systems. The elimination of ground loops can be accomplished between system interfaces such as between a computer and a peripheral memory, printer, controller, etc.

The open collector output provides capability for bussing, strobing and "WIRED-OR" connection. In all applications, the dual channel configuration allows for high density packaging, increased convenience and more usable board space.



Recommended Operating Conditions

	Sym.	Min.	Max.	Units
Input Current, Low Level Each Channel	IFL	0	250	μА
Input Current, High Level Each Channel	IFH	6.3*	15	mA
Supply Voltage, Output	Vcc	4.5	5.5	V
Fan Out (TTL Load)				
Each Channel	N		8	
Operating Temperature	TA	0	70	°C

Absolute Maximum Ratings

(No derating required up to 70°	C) .
Storage Temperature	55°C to +125°C
Operating Temperature	0°C to +70°C
Lead Solder Temperature	260°C for 10s
Peak Forward Input	(1.6mm below seating plane)

reak i orward input
Current (each channel) 30 mA (≤ 1 msec Duration)
Average Forward Input Current (each channel) 15 mA
Reverse Input Voltage (each channel) 5V
Supply Voltage - V _{CC} 7V (1 Minute Maximum)
Output Current - Io (each channel) 16 mA
Output Voltage - Vo (each channel) 7V
Output Collector Power Dissipation 60 mW

^{*6.3}mA condition permits at least 20% CTR degradation guardband. Initial switching threshold is 5mA or less,

Electrical Characteristics

OVER RECOMMENDED TEMPERATURE (TA = 0°C TO 70°C) UNLESS OTHERWISE NOTED

Parameter	Symbol	Min.	Тур.*	Max.	Units	Test Conditions	Figure	Note
High Level Output Current	l _{OH}		50	250	μΑ	$V_{CC} = 5.5V$, $V_{O} = 5.5V$, $I_{F} = 250\mu A$		3
Low Level Output Voltage	Vol		0.5	0.6	V	V _{CC} = 5.5V, I _F = 5mA I _{OL} (Sinking) = 13mA	3	3
High Level Supply Current	Іссн		14	30	mA	V _{CC} = 5.5V, I _F = 0 (Both Channels)		
Low Level Supply	Iccl		26	36	mA	V _{CC} = 5.5V, I _F = 10mA (Both Channels)		
Input - Output Insulation Leakage Current	11-0			1.0	μΑ	Relative Humidity = 45% $T_A = 25^{\circ}C$, t = $5s$, $V_{I-O} = 3000Vdc$		4
Resistance (Input-Output)	R _{I-O}	42.0246	1012		Ω	V ₁₋₀ = 500V, T _A = 25°C		4
Capacitance (Input-Output)	C _{I-O}	BANGE SE	0.6	15/6/63	pF	f = 1MHz, T _A = 25°C		4
Input Forward Voltage	VF		1.5	1.75	V	I _F = 10mA, T _A = 25°C	4	7,3
Input Reverse Breakdown Voltage	BVR	5			V .	$I_R = 10\mu A, T_A = 25^{\circ} C$		
Input Capacitance	CIN	10 40 50	60		pF	V _F = 0, f = 1MHz		3
Input-Input Insulation Leakage Current	I _H		0.005		μА	Relative Humidity = 45%, $t=5s$, $V_{1-1}=500V$		8
Resistance (Input-Input)	R ₁₋₁	1 Salahasa	1011		Ω	V _H = 500V		8
Capacitance (Input-Input)	CI-I	李明	0.25	924	pF	f = 1MHz		8
Current Transfer Ratio	CTR		700		%	$I_F = 5.0 \text{mA}, R_L = 100\Omega$	2	6

^{*}All typical values are at VCC = 5V, TA = 25°C

Switching Characteristics at T_A=25°C, V_{CC}=5V


ACH CHANNEL

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Figure	Note
Propagation Delay Time to High Output Level	tpLH		55	75	ns	$R_L = 350 \Omega, C_L = 15pF,$ $I_F = 7.5mA$	6,7	1
Propagation Delay Time to Low Output Level	t _{PHL}		40	75	ns	$R_L = 350 \Omega, C_L = 15pF,$ $I_F = 7.5mA$	6,7	2
Output Rise-Fall Time (10-90%)	tr, tf		25		ns	$R_L = 350 \Omega, C_L = 15pF,$ $I_F = 7.5mA$		
Common Mode Transient Immunity at High Output Level	CMH		50		V/µs	$V_{CM} = 10V_{p-p},$ $R_L = 350 \Omega,$ $V_O (min.) = 2V, I_F = 0mA$	9	5
Common Mode Transient Immunity at Low Output Level	СМ		-150		V/µs	$V_{CM} = 10V_{p-p},$ $R_L = 350 \Omega,$ $V_O \text{ (max.)} = 0.8V$ $I_F = 7.5\text{mA}$	9	5

NOTE: It is essential that a bypass capacitor (.01µF to 0.1µF, ceramic) be connected from pin 8 to pin 5. Total lead length between both ends of the capacitor and the isolator pins should not exceed 20mm. Failure to provide the bypass may impair the switching properties (Figure 5).

NOTES:

- The tplh propagation delay is measured from the 3.75 mA point on the trailing edge of the input pulse to the 1.5V point on the trailing edge of the output pulse.
- The tphi propagation delay is measured from the 3.75 mA point on the leading edge of the input pulse to the 1.5V point on the leading edge of the output pulse.
- 3. Each channel.
- Measured between pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together.
- 5. Common mode transient immunity in Logic High level is the maximum tolerable (positive) dV_{CM}/dt on the leading edge of the common mode pulse, V_{CM}, to assure that the output will remain in a Logic High state (i.e., V_O>2.0V). Common mode transient immunity in Logic Low level is the maximum tolerable (negative) dV_{CM}/dt on the trailing edge of the common mode pulse signal, V_{CM}, to assure that the output will remain in a Logic Low state (i.e., V_O<0.8V).</p>
- DC Current Transfer Ratio is defined as the ratio of the output collector current to the forward bias input current times 100%.
- At 10mA VF decreases with increasing temperature at the rate of 1.9mV/°C.
- Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together.



NOTE: Dashed characteristics indicate pulsed operation.





Figure 2. Optocoupler Transfer Characteristics.






Figure 3. Input-Output Characteristics.




Figure 4. Input Diode Forward Characteristic




Figure 5. Recommended Printed Circuit Board Layout.




Figure 6. Test Circuit for tpHL and tpLH.




Figure 7. Propagation Delay, tpHL and tpLH vs. Pulse Input Current, IFH.




Figure 8. Response Delay Between TTL Gates.




Figure 9. Test Circuit for Transient Immunity and Typical Waveforms.